A new application of Fuzzy logic (FL), in the context of test vector generation in VLSI testing is presented. Fuzzification of the threshold value simulation (TVS) approach and setting up of mathematical concepts are carried out in terms of a hierarchy of membership functions. The test-vectors are found by optimising a suitable membership function. The Fuzzy model besides giving a different mathematical basis, also helps in defining new and better optimising functions, thus proving its utility. The concepts outlined in this paper, though demonstrated on toy model of a circuit consisting of only AND gates, can easily be extended to circuits with other logic gates.
INTRODUCTION
Many different techniques Qf TVG have been investigat,ed and i.mplemented3.4, This paper concentrates on a directed search method developed by Cheng and Agrawals for combinational circuits. The threshold characteristics of the various .g.ates in the circuit are modified such that, for any input, the output is a continuous number between O and 1, The outputs are calculated for both fault-free and faulty cases (some stuck-at fault in the circuit is assumed) and the difference t::. is used to define a cost function which represents the distance of the input from a test-vector and thus helps in a directed search. The entire analysis is done via simulation and the method is called threshold value simulation (TVS) of TVG, The important difference between this method and other methods is that TVS deals with circuit inputs and outputs which are not integers but continuous real values between O and 1. The entire analysis is carried out in terms of the The advances in VLSI technology have brought forward integrated circuits of extremely high complexities. Both, the hardware and the software have become increasingly complex with the aim of designing and manufacturing smaller chips with higher gatecounts.
One of the key issues, as important as the design and manufacture of chips, is VLSI testing where the aim is that of developing sophisticated testing software and methodologies towards ensuring high reliability of chips. This involves widely different areas, such as efficient testability analysis, fault modelling, fault simulators, test vector generation packages, automatic test equipment, etc. These topics have been discussed in literature in detail1.2. This paper concentrates on some aspects of test vector generation (TVG).
The main aim of TVG is to find a set of inputs ( called test vectors) to a given circuit so as to detect as many manufacturing faults as possible. A test-vector gives different outputs for a faulty and a fault-free circuit. This involves: (i) Deciding the levels at which faults need to be detected; e.g. functional, gate-Ievel, transistor-level, PLA level, etc. , with gate-Ievel fault-modelling being the most practical and useful. (ii) Modelling the faults, with logical single stuck-at faults continuous variable, Ll which indicates how close or far the input is from a test-vector .
Fuzzy sets (FS) is precisely that branch of mathematics which deals with the analysis of qualitative concepts, such as close, far, tall, short, etc. Many excellent texts exist on the subject6-7, including a collection of fundamental papers by L.A. Zadeh8 (the founder of FS). In this paper, it is suggested that the 'closeness' of an input from a test-vector can be reformulated in the language of FS, as also the analysis of any circuit with logical components (AND, NAND ,etc. ) in terms of Fuzzy I?gic (FL ) .Thus FS and FL are proposed as the ideal mathematical frameworks for describing the TVS method of TVG .
A brief description of the TVS method of TVG, along with an example, is given in Sec. 2. In Sec. 3, a brief outline of the areas in TVS where Fuzzy concepts can be applied is given. The complete mathematical formulation of the TVS method in terms of FL and FS, along with the general description of the optimisation problem is then given in Sec. 4. The implementation of the ideas of FL and FS are carried out in Sec. 5 for a toy model to show the utility of the method. Discussion and conclusions are presented in Sec. 6. Wher~ ~ is the TV function for the gate g. The threshold function T 9 will vary from gate to gate . The TVS method of TVG has been presented in detail elsewhere5. Here the basi~ ideas are briefly presented and illustrated using a simple example. (c) Proceeding from primary inputs, the outputs 'of all gates at level 1 are obtained, which then serve as inputs of gates at next level, and so on, till we arrive at the primary output of the circuit, yc. At each level, Eqn (2) is used to proceed to the next level. Essentially,
Brief Description of the TVS
A threshold value (TV) function is given for each gate whereby the output is calculated for each gate , given the input. The output is a continuous variable taking values between O and 1, i.e. it is not a binary variable. An example of the TV function for an AND gate is given in Fig. 1 . The TV functions for other gates can be found elsewhere5.
For an input x" the output Y, is obtained as follows:
Define a mean input x. -.n:to the gate as
O~xg~1
( 1) mean=l Exg, . Xg n ail input lines i.e. , x;ean is the sumof all the inputs from different lines divided by the number of input lines. Then the output is
is the primary output of the circuit for primary input Xc, where ~ is the set of all primary inputs to circuit C ,Xp, gmean is the mean primary input to gate 9 as calculated from Eqn (1) and denotes the composition law.
Now the entire analysis is redone by assuming the existence of a fault in the circuit, say some logical stuck-at fault f on some line connecting two gates. This yields another output y: which mayor may not be different from Yc( of the fault-free circuit). Define
For the primary input Kc = (ABCD) = (1010), the primary output is easily found to be Yc = 0.0062, by using TV function.
Introdtlcing a single fault in the circuit as f = E s-a-O (i.e. , fault f in line E is logically stuck-at-O), the output can be calculated to be y: = 0.0031.
where fl lis the difference between the faulty and the fault-free outputs and Yc Is a function of Xc. This is interpreted as a measure of how well Xc (as input test-vector) can distinguish betwe.en a fault-free and faulty circuits. 
Relevance of FS and FL in TVS Model
As has been described in Sec. 2, the use of co~tinuous, and not binary, variables leads to a natural application of the ideas of FS and FL to the TVS method to generate test-vectors. .. Fuzzification of TVS can be done as follows:
(a) The value of each line can be interpreted as a membe~ship function.,ug for that line to have value 1, l.e. , the closeness of the line to be near 1. Hence
'According to Cheng and Agrawal5, if Cf < Cth (where Cth is a suitably defined threshold cost), the input Xc. to the circuit is said to.be a test-vector for finding fault i.
Cth is determined as 1oltows. If the differencẽ f between Yc and y: is large enough. to be unambiguously detected by the threshold function Tg, then Xc is suitable to detect the assumed fault in the circuit, i.e. Xc is a test-vector. Hence there is a need for a threshold Ll~ such that t,. f > t,.th; where t,.th is obtained for the TV function. Cth is then determined from t,.th ~y Eqn (6).
(f) For any two inputs x~ and ~ which are not test-vectors (i.e., C,~) and C,~) both > Cth)' ĩ s said to be better than ~ if Cf (x~) < C,~). This helps in setting up a directed search around ~ and not ~.
Example
The above ideas are illustrated for a simple three AND gates-circuit shown in Fig. 2 Defing a logic function Lg for 9 which maps inputs to outputs in terms of membership functions:
where Jg is the gate output. 
Notation
Thus the outputs of gates are calculated using FL and not TVS model. Rules for other gates can also be used6 similarly.
( d) The output at the final level, i.e. , the primary output, is the membership function 11 cfor the entire circuit in terms of the primary input Xc.
(e) The outputs for the faulty and the fault-free cases, calculated using FL then define 6 l{yc( Xc) } as in Eqn (4) Optimisation of 11£ leads to a directed search for a test-vector .
The following points need to be noted:
(a) TV function ( Fig. 1) h~s to be used at the first level to get outputs of gates from primary inputs. This can be readily seen in the case of an n-input AND gate: If anyone input is 0, Eqn. (9) gives the output as 0, and for a circuit of AND gates the primary output will always be 0. But once we get non zero values, then only Eqn. (9) is used.
(b) A hierarchy of membership functions have been defined (h) Define the following:
9 an elemental logic gate in the circuit C circuit comprising logic gates Xg input to 9 x; input to gate 9 at level n Xg set of all inputs to 9 Ỹ g outputfromg threshold value function ofg, i.e. Yg = Tg(xg) Xc primary input to circuit C Xp,g primary input to gate 9 Xc set of all primary inputs to C Yc primary output from C y c set of all possible primary outputs f single stuck-at-fault in C F set of all single stuck-at-faults in C R (r:O~r~l) R+ (r:O ~ r~ 00 ) P(~) set ofFS defined on Xc JlA membership function for AEP(Xc).
Fuzzification for the TVS Model
(a) Let KcE Xc be some primary input to the C. Then .Kc can be broken up into a number of primary inputs to various gates at level 1. Hence Xo can be .effectively written as a sum of primary inputs to the gates. A rigorous description of all the above ideas will be presented in the next section.
Thus the outputs to all gates at level 1 are obtained which, in turn, act as inputs to gates at level 2, {Y;J = {r,}.
The outputs for succeeding levels of gates are calculated using FL as described below. 
where Lg is defined in Eqn (8) and n stands for the n th level. Hence the output of gate at level n is found, given the inputs at level n, provided L; is known. For example, if 9 is an m-input AND gate, then
The process of finding the output Yc for C can be repeated after assuming that a particular fault fEF exists in the circuit (e.g., a particular line having a logical stuck-at fault).
Hen<;e the function Z is modified to a function Zl such that This is the 'measure' of the Fuzzy analysis to distinguish between the outputs corresponding to faulty and fault-free circuits and thus detecting the fault f. This enables the definition of another FS, B EP (~). Here B is the FS 'capable' of detecting f and is described by the membership function J1J(~), where Optimisation of the Fuzzy membership function pJ will lead to a test-vector. Also, comparison of P£ for two primary inputs x: and x; will tell which of the two inputs is better, thus leading to a directed search.
Jl:(Xc) = [::. '(yc(Xc» (27) 4.3 Some Candidates for d', Threshold, Test-vectors It has been argued in the previous section that dl is a monotonically decreasing function of ~ ~ The boundary conditions are:
Worst case: ~f= 0-df-00 -Jl£ = 0, Best ca~~: ~f= I-df=~Jl£= 1.
Hence the notion of 'ability' or 'measure' to detect f has also been fuzzified.
It is desirable to define a function
Some of the likely candidates for dl are
where d~xc) is a measure of the distance of Xc to a test-vector. If Xc is a test-vector then d~xc)=O, and if Xc is definitely not a test-vector then d~xc)
is 00.
It is obvious that dl should be a function of 6 ~ ( 33) i.e., The definition dl= 116 1-1 can be seen to correspond to the cost function defined by Cheng and Agrawals.
The monotonic property of dl allows many more definitions in terms of 6 I, as given by the expressions given in (33).
Though Cheng and AgrawalS define a cost function dl (which is essentially equivalent to 11(~ 1-1» and then minimise it, the function optimised in this paper is the Fuzzy' f':anction Jl£, which has a more natural interpretation in the language of FS.
It is also possible to define dth (the threshold for df rom the 6th' in turn leading DD.~'. thus enabling the determining of a test-vector. In fact, Kc is a test-vector if J1v' = 11(1 +dJ. On the other hand, if there is a fault f = E s-a-O, then line E has value 0 and line Fhas.value 0.056. Hence r: = min (0, 0.056) = 0. Thus 6 f = 0.056.
It can be s~en that, after the first level, there is no need to refer to TV function but minima of a set of numbers need be computed, which is faster .
Since 6th = 0.8, and 6{ <6th ,;itis concluded that (1010) Since. the circuit in Fig. 2 is small, explicit calculations were carried out for all the input vectors. (Not all primary inputs ga"Ve different answers because of symmetry .Only the relevant ones are mentioned, ) Table 1 gives the 6 fas computed'by the TVS method of Cheng and Agrawal (briefly denoted by 61VS) and also by the FL method (denoted by 6FL) for the single stuck-at-fault E s-a-G. The cost function ~s = 11 61VS is also given, Obviously (1111) is a test-vector. The df for six different functions mentioned in Sec. 4.3 is calculated, along with the membership function 11.£, as also dth and I1.D,th. All these results are presented in Table 2 . (The superscript f is dropped for brevity. ) It can be obviously seen that all of them choose (1111) as the test-vector to (ietect E s-a-O.
It is interesting to note that although all the different functions for df yield numerically similar values for .UD.th (between 0.726 and 0.818) and dth(0.223 to 0.378), the 11.£ values vary over a very wide margin (0.258 to O.478x 10-1.
If the quality of a definition for df depends on how far the value of .ub for an input which is not a test-vector , is from .uD.th' then it is reasonable to conclude that df=(1/e)exp(1/,61-1 does a much better discrimination 6. DISCUSSION AND CONCLUSIONS A new mathematical framework for the TVS ofTVG has been presented by invoking the concepts of FS and
